Skip to Main content Skip to Navigation
Conference papers

Simulation methodology for considering delamination and bonding pullout in a SiC MOSFET chip during the short-circuit phase

Yannick Dumollard 1 Emmanuel Batista 2 Jean-Marc Dienot 1 Laurent Pecastaing 1
1 SIAME - Laboratoire des Sciences de l'Ingénieur Appliquées à la Mécanique et au génie Electrique
2 ALSTOM - ALSTOM
Document type :
Conference papers
Complete list of metadata
https://hal-univ-pau.archives-ouvertes.fr/hal-03478169
Contributor : Antoine Silvestre de Ferron Connect in order to contact the contributor
Submitted on : Monday, December 13, 2021 - 6:55:46 PM
Last modification on : Tuesday, December 14, 2021 - 3:37:33 AM

Identifiers

  • HAL Id : hal-03478169, version 1

Collections

UNIV-PAU | SIAME

Citation

Yannick Dumollard, Emmanuel Batista, Jean-Marc Dienot, Laurent Pecastaing. Simulation methodology for considering delamination and bonding pullout in a SiC MOSFET chip during the short-circuit phase. 12th IEEE International Symposium on Power Electronics for Distributed Generation Systems, Jun 2021, Virtual, United States. ⟨hal-03478169⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Les métriques sont temporairement indisponibles