index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Side-channel attacks Energy consumption Resistance Randomness STT-MRAM Fault injection Information leakage Transistors Authentication Routing CRT Neural networks Receivers Mutual Information Analysis MIA Hardware security Machine learning Convolution Robustness Magnetic tunneling SCA Power-constant logic Steadiness FDSOI Spin transfer torque Security ASIC Side-channel attack Linearity MRAM SoC Simulation Field programmable gate arrays Hardware Confusion coefficient Lightweight cryptography Differential power analysis DPA Defect modeling Protocols Countermeasures Coq Countermeasure Electromagnetic Sécurité Security and privacy CPA Signal processing algorithms TRNG RSA AES Reliability Dual-rail with Precharge Logic DPL Intrusion detection Masking Logic gates Random access memory Side-channel analysis Asynchronous Elliptic curve cryptography Variance-based Power Attack VPA Side-Channel Analysis SCA Security services Temperature sensors Tunneling magnetoresistance Cryptography Reverse-engineering OCaml Side-Channel Attacks Fault injection attack Filtering Differential Power Analysis DPA Image processing FPGA Voltage Internet of Things DRAM Field Programmable Gates Array FPGA Application-specific VLSI designs Computational modeling 3G mobile communication Loop PUF Formal methods Sensors Training Switches Estimation Masking countermeasure Circuit faults Costs Dynamic range Side-Channel Analysis PUF Process variation Reverse engineering Magnetic tunnel junction Side-channel attacks SCA GSM Writing Aging Formal proof Power demand

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations